[1]陈珑,黄颖坤,罗继亮.FPGA组合逻辑程序的Petri网建模方法[J].华侨大学学报(自然科学版),2015,36(1):29-34.[doi:10.11830/ISSN.1000-5013.2015.01.0029]
　CHEN Long,HUANG Ying-kun,LUO Ji-liang.Modeling Method for FPGA Combinational Logic Program Based on Petri Net[J].Journal of Huaqiao University(Natural Science),2015,36(1):29-34.[doi:10.11830/ISSN.1000-5013.2015.01.0029]
点击复制

FPGA组合逻辑程序的Petri网建模方法()
分享到：

《华侨大学学报（自然科学版）》[ISSN:1000-5013/CN:35-1079/N]

卷:
第36卷
期数:
2015年第1期
页码:
29-34
栏目:
出版日期:
2015-01-20

文章信息/Info

Title:
Modeling Method for FPGA Combinational Logic Program Based on Petri Net
文章编号:
1000-5013(2015)01-0029-06
作者:
陈珑;  黄颖坤;  罗继亮
华侨大学 信息科学与工程学院, 福建 厦门 361021
Author(s):
CHEN Long;  HUANG Ying-kun;  LUO Ji-liang
College of Information Science and Engineering, Huaqiao University, Xiamen 361021, China
关键词:
现场可编程门阵列;  组合逻辑;  Petri网;  建模方法;  状态可达图
Keywords:
field-programmable gate array;  combinational logic;  Petri net;  modeling method;  state reachable graph
分类号:
TP273.5
DOI:
10.11830/ISSN.1000-5013.2015.01.0029
文献标志码:
A
摘要:
针对现场可编程门阵列(FPGA)组合逻辑程序,提出其普通Petri网建模方法.首先,将状态变量描述为库所对,程序中的逻辑运算描述为变迁,从而将系统程序转换为一个普通Petri网结构;然后,根据Petri网的动态分析性能,给出系统状态可达图的计算方法,实现了状态可达图等价描述FPGA组合逻辑系统运行过程.研究结果表明:该Petri网能够准确地描述变量间的逻辑关系,提出的方法可以为FPGA组合逻辑程序的形式化设计和验证提供建模依据.
Abstract:
In the view of field-programmable gate array(FPGA)combinational logic program, this research proposed an ordinary Petri net modeling method. First, a state variable is represented by a pair of places, while a logical operation is described by a transition. Consequently, a system program can be modeled by a common Petri net. Then, based on the dynamic analysis capability of Petri net, the computing method of system state reachable graph is given, and achieved the equivalence description of operational process between state reachable graph and FPGA combinational logic system. The results show that the Petri net can accurately describe the logic of the relationship between variables. The proposed method in this paper can be used for the formal design and verification of FPGA combinational logic program.

参考文献/References:

[1] 王芯,孙富明,李磊,等.FPGA设计安全性综述[J].小型微型计算机系统,2010,31(7):1333-1335.
[2] 杨海钢,孙嘉斌,王慰.FPGA器件设计技术发展综述[J].电子与信息学报,2010,32(3):716-718.
[3] 王彦本.集成电路形式化验证方法研究[J].电子科技,2008,21(8):4-7.
[4] GHARBI A,KHALGUI M,BEN A S,et al.Optimal model checking of safe control embedded software components[C]//15th Conference on Emerging Technologies and Factory Automation.Bilbao:IEEE Press,2010:1-8.
[5] PATIL S,VYATKIN V,SOROURI M,et al.Formal verification of intelligent mechatronic systems with decentralized control logic[C]//17th Conference on ETFA.Krakow:IEEE Press,2012:1-7.
[6] 古天龙.组合逻辑电路的Petri网仿真分析[J].系统仿真学报,1994,6(2):32-36.
[7] TSAI J I,TENG C C,LEE C H.Test generation and site of fault for combinational circuits using logic Petri-nets [C]//International Conference on Systems Man and Cybernetics.Taipei:IEEE Press,2006:8-11.
[8] 欧阳星明,胡青海.基于有色Petri 网的逻辑电路仿真模型设计[J].华中科技大学学报:自然科学版,2006,34(3):18-20.
[9] BUKOWIEC A,ADAMSKI M.Synthesis of Petri nets into FPGA with operation flexible memories[C]//15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems.Tallinn:IEEE Press,2012:16-21.
[10] KOKASH N,ARBAB F.Formal design and verification of long-running transactions with extensible coordination tools[J].IEEE Transactions on Services Computing,2013,6(2):186-200.
[11] OLCOZ S,COLOM J M.A Petri net approach for the analysis of VHDL descriptions[M].Berlin Heidelberg:Springer,1993:15-26.
[12] WALTER D,LITTLE S,SEEGMILLER N,et al.Symbolic model checking of analog/mixed-signal circuits[C]//Asia and South Pacific Design Automation Conference.Yokohama:IEEE Press,2007:316-323.
[13] MOUTINHO F,GOMES L.State space generation algorithm for gals systems modeled by IOPT Petri nets[C]//37th Annual Conference on Industrial Electronics Society.Melbourne,VIC:IEEE Press,2011:7-10.
[14] 藩松,黄继业.EDA技术与VHDL[M].北京:清华大学出版社,2009:42-47.
[15] LUO Ji-liang,NONAMI K.Approach for transforming linear constraints on Petri nets[J].IEEE Transactions on Automatic Control,2011,56(11):2751-2765.
[16] DAVID R,ALIA H.Discrete continuous and hybrid Petri nets[M].Berlin Heidelberg:Springer,2005:24-40.
[17] SCHWARICK M,ROHR C,HEINER M.MARCIE-model checking and reachability analysis done efficiently[C]//8th Conference on Quantitative Evaluation of Systems.Aachen:IEEE Press,2011:91-100.
[18] KHALGUI M,MOSBAHI O,LI Z W,et al.Reconfigurable multiagent embedded control systems: From modeling to implementation[J].IEEE Transactions on Computers,2011,60(4):538-551.

相似文献/References:

[1]余景华,杨冠鲁,郭亨群.全数字锁相环高频感应加热系统的设计[J].华侨大学学报(自然科学版),2009,30(2):147.[doi:10.11830/ISSN.1000-5013.2009.02.0147]
　YU Jing-hua,YANG Guan-lu,GUO Heng-qun.A New Type ADPLL Used in High-Frequency Induction Pyrogenation System[J].Journal of Huaqiao University(Natural Science),2009,30(1):147.[doi:10.11830/ISSN.1000-5013.2009.02.0147]
[2]刘一平,叶媲舟,凌朝东.FPGA的可靠时钟设计方案[J].华侨大学学报(自然科学版),2009,30(6):720.[doi:10.11830/ISSN.1000-5013.2009.06.0720]
　LIU Yi-ping,YE Pi-zhou,LING Chao-dong.Reliable Clock Design for FPGA[J].Journal of Huaqiao University(Natural Science),2009,30(1):720.[doi:10.11830/ISSN.1000-5013.2009.06.0720]

备注/Memo

备注/Memo:
收稿日期: 2014-06-04
通信作者: 罗继亮(1977-),男,副教授,博士,主要从事离散事件动态系统的研究.E-mail:jlluo@hqu.edu.cn.
基金项目: 福建省自然科学基金资助项目(2014J01241); 福建省高等学校新世纪优秀人才计划(11FJRC01); 福建省高校杰出青年科研人才培育计划项目(JA10004)
更新日期/Last Update: 2015-01-20