[1]李国刚,骆妙艺,叶媲舟,等.脑电信号检测专用集成电路的设计[J].华侨大学学报(自然科学版),2010,31(2):162-165.[doi:10.11830/ISSN.1000-5013.2010.02.0162]
　LI Guo-gang,LUO Miao-yi,YE Pi-zhou,et al.Design of the ASIC Used for EEG Signal Detecting[J].Journal of Huaqiao University(Natural Science),2010,31(2):162-165.[doi:10.11830/ISSN.1000-5013.2010.02.0162]
点击复制

脑电信号检测专用集成电路的设计()
分享到：

《华侨大学学报（自然科学版）》[ISSN:1000-5013/CN:35-1079/N]

卷:
第31卷
期数:
2010年第2期
页码:
162-165
栏目:
出版日期:
2010-03-20

文章信息/Info

Title:
Design of the ASIC Used for EEG Signal Detecting
文章编号:
1000-5013(2010)02-0162-04
作者:
李国刚; 骆妙艺; 叶媲舟; 凌朝东
华侨大学信息科学与工程学院; 厦门市专用集成电路系统重点实验室
Author(s):
LI Guo-gang1; 2;  LUO Miao-yi1; 2;  YE Pi-zhou1; 2;  LIN Chao-dong1; 2
1.College of Information Science and Engineering, Huaqiao University, Quanzhou 362021, China; 2.Key Laboratory of ANSIC and System, Xiamen 361008, China
关键词:
脑电信号;  专用集成电路;  带隙基准电路;  差分差值放大器;  跨导运算放大器
Keywords:
electroencephalogram;  application specific integrated circuit;  band-gap voltage circuit;  digital differential analyzer;  operational transconductance amplifier
分类号:
TN492
DOI:
10.11830/ISSN.1000-5013.2010.02.0162
文献标志码:
A
摘要:
采用CSMC双层多晶、双层金属、N阱0.6μm互补金属氧化物半导体工艺,设计一种脑电信号检测专用集成电路(ASIC).系统包含基于斩波技术的差分差值放大器、跨导运算放大器(OTA)-C低通滤波电路、增益调整电路、两相非重叠时钟产生电路和带隙电压基准等电路.仿真结果表明,输入信号在-0.862~0.902V范围内,输入和输出都是线性关系,且共模抑制比可达114 dB,符合设计要求.
Abstract:
An ASIC(application specific integrated circuit) for detecting electroencephalogram(EEG) signal was designed in this research,and using 0.6 μm CSMC DPDM CMOS technology.The main blocks of the EEG acquisition chip includes one chopper-stabilized differential difference amplifier,operational transconductance amplifier(OTA)-C low-pass filter,gain amplifier,non-overlapping clock generator,and band-gap voltage reference circuit etc.The simulation results show that we can obtain the linearity relationship between input and output,and CMRR can reach 114 dB when the input signal from the range-0.862 to 0.902 V.Therefore,the circuit meets the system specifications.

参考文献/References:

[1] VAUGHAN T M. Brain-computer interface technology:A review of the second international meeting [J]. IEEE Transactions on Neural System and Rehabilitation Engineering, 2003(2):94-109.
[2] 林能毅. 十六通道脑电波讯号拾取晶片之研制 [D]. 桃园:中原大学, 2002.
[3] NG K A, CHAN P K. A CMOS analog front-end IC for portable EEG/ECG monitoring applications [J]. IEEE Transactions on Circuits and System (Ⅰ):Regular Papers, 2005, (11):2335-2347.
[4] ALLEN P E, 冯军. CMOS模拟集成电路设计 [M]. 北京:电子工业出版社, 2005.
[5] 骆妙艺, 凌朝东, 李国刚. 一种适合检测生物电信号的基于斩波技术的放大器 [J]. 现代电子技术, 2007, (21):101-103.doi:10.3969/j.issn.1004-373X.2007.21.035.
[6] 吴孙桃, 林凡, 郭东辉. 基于斩波技术的CMOS运算放大器失调电压的消除设计 [J]. 半导体技术, 2003(8):60-64.doi:10.3969/j.issn.1003-353X.2003.08.022.
[7] 叶媲舟, 凌朝东, 黄群峰. 脑电信号检测用的含工频陷波OTA-C低通滤波器 [J]. 微纳电子技术, 2007, (11):1026-1029.doi:10.3969/j.issn.1671-4776.2007.11.012.
[8] QIAN X B, XU Y P, LI X P. A CMOS continuous-time low-pass notch filter for EEG systems [J]. Analog Integrated Circuits and Signal Processing, 2005(3):231-238.
[9] VEENDRICK H J M. Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits [J]. IEEE Journal of Solid-State Circuits, 1984(4):468-473.
[10] 殷和国, 杨银堂, 崔占东. 芯片级电磁兼容性的设计方法及其应用 [J]. 半导体技术, 2004(9):52-56.doi:10.3969/j.issn.1003-353X.2004.09.013.

相似文献/References:

[1]凌朝东,黄群峰,张艳红,等.脑电信号提取专用电极芯片的设计[J].华侨大学学报(自然科学版),2007,28(3):260.[doi:10.3969/j.issn.1000-5013.2007.03.010]
　LING Chao-dong,HUANG Qun-feng,ZHANG Yan-hong,et al.Design of a Special Electrode Chip for the Extraction of Electroencephalogram Signal[J].Journal of Huaqiao University(Natural Science),2007,28(2):260.[doi:10.3969/j.issn.1000-5013.2007.03.010]

备注/Memo

备注/Memo:
福建省自然科学基金资助项目(A0640005); 厦门市科技计划项目(3502Z20073037,3502Z20080010)
更新日期/Last Update: 2014-03-23